

B47

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
15 January 2004 (15.01.2004)


PCT

(10) International Publication Number  
WO 2004/006311 A2

- (51) International Patent Classification<sup>7</sup>: H01L 21/20 (74) Agents: MARTIN, Jean-Jacques et al.; Cabinet Regimbeau, 20, rue de Chazelles, F-75847 Paris Cedex 17 (FR).
- (21) International Application Number: PCT/IB2003/003497 (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (22) International Filing Date: 9 July 2003 (09.07.2003) (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 02/08600 9 July 2002 (09.07.2002) FR
- (71) Applicant (*for all designated States except US*): S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES [FR/FR]; Parc Technologique des Fontaines, Chemin des Franques, F-38190 Bernin (FR).
- (72) Inventors; and
- (75) Inventors/Applicants (*for US only*): GHYSELEN, Bruno [FR/FR]; 58, rue Georges Maeder, F-38170 Seyssinet-Pariset (FR). AULNETTE, Cécile [FR/FR]; 3, Place des Tilleuls, F-38000 Grenoble (FR). OSTERNAUD, Bénédicte [FR/FR]; 26, rue Lieutenant Fiancey, F-38120 Saint Egreve (FR).
- Declaration under Rule 4.17:  
— *of inventorship (Rule 4.17(iv)) for US only*
- Published:  
— *without international search report and to be republished upon receipt of that report*

[Continued on next page]

(54) Title: TRANSFER OF A THIN LAYER FROM A WAFER COMPRISING A BUFFER LAYER



(57) Abstract: Method of producing a structure comprising a thin layer of semiconductor material obtained from a wafer (10), the wafer (10) comprising a lattice parameter matching layer (2) comprising an upper layer of semiconductor material having a first lattice parameter, a film (3) of semiconductor material which has a nominal lattice parameter substantially different from the first lattice parameter and is strained by the matching layer (2), a relaxed layer (4) having a nominal lattice parameter substantially identical to the first lattice parameter, the method comprising transfer of the relaxed layer (4) and the strained film (3) to a receiving substrate (5). Structures produced according to one of the processes according to the invention.

WO 2004/006311 A2



---

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## "TRANSFER OF A THIN LAYER FROM A WAFER COMPRISING A BUFFER LAYER"

The present invention relates to a transfer of thin layers from a wafer to a receiving substrate, in order to form structures such as a semiconductor-on-insulator structure, also called an SeOI (Semiconductor-on-insulator) structure.

A first object of a such transfer is usually to produce electronic structures whose active layer, that is to say the layer which comprises or which will comprise the electronic components, is particularly thin and particularly homogeneous through the thickness.

A second object of the transfer can also be to produce these structures by transferring the active layer onto a receiving substrate from a wafer comprising a buffer layer.

A third object of the transfer may be to provide the possibility of reusing part of the wafer, and especially at least part of the buffer layer, for another transfer.

The term "buffer layer" is understood to mean a layer intermediate between two crystallographic structures with different lattice parameters, having in the region of one of its faces a lattice parameter substantially identical to that of the first structure and in the region of its other face a lattice parameter substantially identical to that of the second structure.

Thus, a wafer may, for example, comprise a single-crystal silicon (also called Si) wafer on which a relaxed layer of silicon-germanium (also called SiGe) is produced by means of a buffer layer, despite the difference in lattice parameter existing between these two materials.

By "relaxed layer" it is meant a layer of a semiconductor material, having a crystallographic relaxation rate, as measured by X-ray diffraction or Raman spectroscopy, superior to 50%. A layer having a 100% relaxation rate, has a lattice parameter substantially identical to the nominal lattice parameter of the material of the layer, that is to say the lattice parameter of the material in its bulk form in equilibrium.

Conversely, the term "strained layer" means any layer of a semiconductor material whose crystallographic structure is strained in tension or in compression during crystal growth, such as epitaxy, requiring at least one lattice parameter to be substantially different from the nominal lattice parameter of this material.

Thus, a buffer layer makes it possible to grow an SiGe layer on an Si substrate without this SiGe layer being strained by the substrate.

Given that bulk SiGe is usually not available on the market, the use of a buffer layer in a wafer in order to have a relaxed SiGe layer on the surface thus makes it possible to produce a structure which can thus fulfil the same functions as a bulk SiGe substrate.

5       The buffer layer inserted between the Si wafer and the relaxed SiGe layer is generally made of SiGe, with a quantitywise proportion of germanium which progressively increases through the thickness of the wafer towards the relaxed layer.

Thus, it makes it possible to:

- 10       - gradually increase the germanium content from the wafer towards the relaxed layer;
- confine defects associated with the difference in lattice parameter so that they are buried;
- give a sufficiently thick relaxed SiGe layer stability with respect to
- 15       a film of different material grown epitaxially on its surface in order to strain the latter so as to modify its lattice parameter without influencing that of the relaxed SiGe layer.

For all these reasons, the buffer layer must be sufficiently thick, typically having a value greater than one micron.

20       Processes of transferring the layer of relaxed material grown epitaxially on such a buffer layer from the wafer on to a receiving substrate are known.

Such processes are, for example, proposed in an IBM document by L.J. Huang et al. ("*SiGe-On-Insulator prepared by wafer bonding and layer transfer for high-performance field-effect transistors*", Applied Physics Letters, 26/02/2001, Vol. 78, No. 9) and in document WO 02/33746, in which documents an SGOI (Silicon-Germanium-On-Insulator) structure is produced from a wafer comprising in succession a single-crystal Si support

25       substrate, an SiGe buffer layer and a relaxed SiGe layer.

30       One process employed in a document by L.J. Huang et al. consists in carrying out a Smart-Cut® process of the Applicant, known to those skilled in the art, and descriptions of which may be found in a number of works dealing with wafer reduction techniques, in order to remove the relaxed SiGe layer so as to transfer it by means of bonding on to an oxidized

35       receiving substrate, thus producing an SGOI structure.

Despite the advantages that this process affords, a few rough areas may form on the surface of the transferred layer and a surface finishing step then has to be carried out.

This finishing step is generally carried out by means of CMP

(chemical-mechanical polishing or chemical-mechanical planarization), which may create surface defects (such as strain-hardened regions), which may imperfectly correct the thickness, and thus retain inhomogeneous layer thicknesses, and which may slow down the transfer of the SiGe layer, and increase its cost.

The process presented in document WO 02/33746 includes, in addition to a CMP polishing step, preliminary lapping, polishing and etching steps in order to remove part of the wafer, thereby slowing down the overall process of removal from the wafer and increasing its cost even further, while not ensuring good homogeneity in layer thickness.

The abovementioned first object of the transfer is therefore not sufficiently achieved in this case.

To try to alleviate this, document US 5 882 987 and US 6 323 108 disclose an overall process for producing SOI (silicon-on-insulator) structures from a wafer comprising in succession a single-crystal Si support substrate, an SiGe layer and an epitaxially grown Si layer bonded to an oxidized receiving substrate.

The Smart-Cut® technique is employed and causes, after bonding the wafer to a receiving substrate, detachment of part of the wafer at the Si support substrate.

A structure consisting in succession of part of the Si support substrate, the SiGe layer and the epitaxially grown Si layer is thus removed, the whole assembly being bonded to the oxidized receiving substrate.

Two successive selective etching operations are then carried out on the structure in order to remove firstly the remaining part of the Si support substrate with an etching solution such that the SiGe layer forms a stop layer and then in order to remove the SiGe layer with an etching solution such that the Si layer forms a stop layer.

The structure obtained at the end is an SOI structure with a surface Si layer.

Thus, an SeOI structure is obtained with a semiconductor layer which is both thin and uniform through the thickness, substantially identical to the epitaxially grown initial layer, while avoiding the use of a finishing step other than a selective etching operation.

However, the SiGe layer inserted between the Si wafer and the epitaxially grown Si layer has a typical thickness of between 0.01 and 0.2 microns, a thickness which is insufficient, as mentioned above, to pretend to fulfil the role of a buffer layer between the Si wafer and a

potential relaxed SiGe layer.

The wafer therefore does not include a buffer layer.

The abovementioned second object of the transfer is therefore not achieved in this case.

5 In addition, given the order of magnitude of the thickness of the inserted SiGe layer, the structural (strained, relaxed or intermediate) state of the latter does not seem defined with certainty.

10 Now, another main objective of the transfer relates also to the production of a final structure comprising one or more layers in substantially controlled structural states, such as a substantially relaxed SiGe layer, something which does not seem to be guaranteed in the production of a structure described in the document US 6 323 108.

15 As regards document WO 01/99169, this provides processes for producing, from a wafer consisting in succession of an Si substrate, an SiGe buffer layer, a relaxed SiGe layer and optionally a strained Si or SiGe layer, a final structure with the relaxed SiGe layer on the optional other strained Si or SiGe layer.

20 The technique employed for producing such a structure involves, after bonding the wafer to a receiving substrate, removal of the material of the wafer that it is desired not to retain, by selectively etching the Si substrate and the SiGe buffer layer.

25 Although it transpires that this technique does make it possible to achieve particularly small layer thicknesses which are homogeneous through the thickness, it entails, however, destruction of the Si substrate and the SiGe buffer layer by chemical etching.

These processes therefore do not allow the possibility of reusing part of the wafer, and especially at least part of the buffer layer, for a further transfer of layers.

30 The third object of the transfer mentioned at the start of the document is therefore not achieved in this case.

WO 02/15244 document describes a source wafer, provided before transfer, comprising relaxed SiGe layer/strained Si/SiGe layer / buffer SiGe layer / Si substrate structure.

35 Then, the transfer consists doing a Smart-Cut® process at the strained Si layer level.

Implanting ions in the strained layer of Si can be difficult to operate due to the thickness of a such layer, and can thus lead to creation of structural damages inside the SiGe layers surrounding it.

In order in particular to achieve these objectives, the present

invention provides, according to a first aspect, a method of producing a structure comprising a thin layer of semiconductor material obtained from a wafer, the wafer comprising a lattice parameter matching layer comprising an upper layer of a material chosen from semiconductor materials having a first lattice parameter, characterized in that it comprises the following steps :

(a) growth of a film of a material chosen from semiconductor materials on the upper layer of the matching layer, which film being of material having a nominal lattice parameter substantially different from the first lattice parameter, wherein the grown film has a thickness small enough to keep the first lattice parameter of the upper layer of the underlyed matching layer and thus to be strained;

(b) growth of a relaxed layer of a material chosen from semiconductor materials on the film, the said layer having a nominal lattice parameter substantially identical to the first lattice parameter;

(c) removal of at part of the wafer, comprising the following operations:

- formation of an embrittlement zone in the matching layer; and
- supply of energy in order to detach, at the embrittlement zone level, the part of the wafer comprising the relaxed layer, thus forming the structure to produce.

Further characteristics of the method according to the invention are the following :

- after step (b), an additional step is carried out in which a receiving substrate is bonded to the wafer on the relaxed layer side;
- in this case, the receiving substrate is made of silicon;
- in either of these latter two cases, before bonding, a step of forming at least one bonding layer between the receiving substrate and the wafer is furthermore carried out, the bonding layer being formed on the receiving substrate and/or on the bonding face of the wafer;
- in the latter case, the bonding layer is an electrically insulating material such as silica;
- the embrittlement zone is formed by implantation of species into the matching layer at a depth substantially equal to the implant depth;
- before step (b), the embrittlement zone is formed by porosification of a layer beneath the relaxed layer;
- step (c) comprises, after the energy supply operation of step (c), at least one selective etching operation;
- in one of the latter two cases, a selective etching operation relates

to the etching of the remaining part of the matching layer with respect to the film (after detachment of the wafer by energy supply) ;

- it further comprises a growth of a semiconductor material on the film, the semiconductor material is substantially the same as the one of the film  
5 (3) ;

- it further comprises an oxidation of the film;

- an annealing treatment is operated at the same time or following the oxidation, this annealing treatment being able to strengthen the bonding interface.

10 - in the latter case, a selective etching operation relates to the etching of the film with respect to the relaxed layer;

- the process furthermore comprises, after step (c), a step of growing a layer on the relaxed layer;

- in this case, the growth layer on the relaxed layer is made of  
15 strained material;

- the matching layer is made of silicon-germanium (the matching layer comprising a buffer layer with a germanium concentration which increases through the thickness and a relaxed layer beneath the film), the film of strained material is made of silicon, the relaxed layer is made of  
20 substantially relaxed silicon-germanium (with a germanium concentration substantially equal to the germanium concentration of the relaxed layer of the matching layer);

- in the latter two cases, the growth layer produced on the relaxed layer is made of strained silicon so as to substantially preserve the lattice  
25 parameter of the subjacent relaxed silicon-germanium layer;

- the wafer comprises at least one layer furthermore containing carbon with a carbon concentration in the layer substantially less than or equal to 50% ;

- the wafer comprises at least one layer furthermore containing  
30 carbon with a carbon concentration in the layer substantially less than or equal to 5%.

According to a second aspect, the invention provides an

- intermediate structure obtained during implantation step of a process according to the invention, comprising in succession a substrate, a  
35 lattice parameter matching layer comprising an upper layer having a first lattice parameter, a film of strained material having a nominal lattice parameter substantially different from the first lattice parameter, and a layer made of substantially relaxed material having a nominal lattice parameter substantially identical to the first lattice parameter;



According to a third aspect, the invention provides an application :

- the productions of one of the following "semiconductor on insulator" structures : SGOI, strained Si / SGOI, SiGe / strained Si / SGOI, SiO<sub>2</sub> / SGOI;

- 5        - the structure "semiconductor on insulator" comprises a semiconductor layer containing carbon.

Further aspects, objects and advantages of the present invention will become more clearly apparent on reading the following detailed description of the implementation of preferred processes of the invention, these being  
10        given by way of non-limiting example and with reference to the appended drawings in which:

Figure 1 shows the various steps of a method of producing an electronic structure comprising a thin SiGe layer according to the invention.

An example of a method according to the invention will now be  
15        described below, which starts, with reference to Figure 1a, from a wafer consisting in the first place of a single-crystal silicon support substrate 1 and an SiGe lattice parameter matching layer 2.

The expression "lattice parameter matching layer" denotes any structure behaving as a buffer layer and having, on the surface, a layer of  
20        substantially relaxed material without an appreciable number of structural defects, such as dislocations.

Thus, in our example, it will be advantageous to choose an SiGe matching layer 2 consisting in succession of an SiGe buffer layer and a relaxed SiGe layer on the surface.

25        The buffer layer preferably has a germanium concentration which grows uniformly from the interface with the support substrate 1, for reasons which were explained above. Its thickness is typically between 1 and 3 micrometers in order to obtain good structural relaxation on the surface.

The relaxed SiGe layer has advantageously been formed by epitaxy  
30        on the surface of the buffer layer and its thickness may vary widely depending on the case, with a typical thickness of between 0.5 and 1 micron.

The germanium concentration in the silicon within the relaxed SiGe layer is not limited in terms of value, but is preferably greater than 15% in  
35        order to obtain, during the next step (shown by Figure 1b), a grown strained Si film 3, and is typically between 15% and 30%, but may be greater than 30%.

This 30% limitation represents a typical limitation in the current technique, but this may be caused to change in the coming years.

With reference to Figure 1b, an Si film 3 is grown on the SiGe matching layer 2.

In a first case, the film 3 is grown *in situ*, directly in continuation with the formation of the subjacent matching layer 2, the latter also being in this case advantageously formed by layer growth.

In the second case, the film 3 is grown after a gentle finishing step carried out on the surface of the subjacent matching layer 2, for example by CMP polishing.

The Si film 3 is advantageously formed by epitaxy using techniques such as CVD (chemical vapour deposition) and MBE (molecular beam epitaxy) techniques.

The silicon of the film 3 is then obliged by the matching layer 2 to increase its nominal lattice parameter in order to make it substantially identical to that of its growth substrate and thus introduce internal tensile strains.

It is necessary to form quite a thin Si film 3 - this is because too great a film thickness would cause the strain in the thickness of the film to relax towards the nominal lattice parameter of the silicon and/or defects to be generated in the film 3.

The thickness of the film 3 is thus typically less than 200 angstroms in order to avoid any relaxation of the strain therein.

Referring to Figure 1c, a relaxed SiGe layer 4 is grown on the strained Si film 3, advantageously by epitaxy (for example by CVD or MBE).

This relaxed SiGe layer is produced either *in situ*, immediately after growth of the subjacent film 3, or after a soft finishing step carried out on the surface of the subjacent film 3, such as a CMP polishing step.

The Ge concentration in this layer 4 is substantially the same as that present near the bonding face of the matching layer 2, so as to keep the nominal matching parameter of the relaxed SiGe layer present at this level in the matching layer 2 and preserved in the strained Si film 3.

The thickness of this relaxed SiGe layer 4 may be from a few tens to a few hundreds of nanometres, preferably between 10 and 100 nanometres.

With reference to Figure 1d, a receiving substrate 5 is advantageously bonded to the relaxed SiGe layer 4.

This receiving substrate 5 may, for example, be made of silicon or may consist of other types of materials.

The receiving substrate 5 is bonded by bringing it into intimate contact

with the relaxed layer 4, advantageously effecting molecular adhesion (wafer bonding) between the substrate 5 and the layer 4.

This bonding technique, as well as variants, is especially described in the document entitled "*Semiconductor Wafer Bonding* " (Science and  
5 Technology, Interscience Technology) by Q.Y. Tong, U. Gösele and Wiley.

If necessary, bonding is accompanied by an appropriate prior treatment of the respective surfaces to be bonded and/or by supplying thermal energy and/or supplying an additional bonding layer.

Thus, for example, a heat treatment carried out during bonding allows  
10 the bonds to be strengthened.

Bonding may also be reinforced by a bonding layer inserted between the layer 4 and the receiving substrate 5, which makes it possible to produce molecular bonds both with the layer 4 and with the material constituting the bonding face of the receiving substrate 5 which are at least  
15 as strong as those existing between the layer 4 and the receiving substrate 5.

Thus, silicon oxide (also called silica or  $\text{SiO}_2$ ) is a material that may be chosen for producing such a bonding layer. The silica may be formed on the relaxed layer 4 and/or on the receiving substrate 5, by  $\text{SiO}_2$  deposition  
20 or by thermal oxidation on the respective bonding surfaces.

Advantageously, the material constituting the bonding face of the receiving substrate 5 and/or the material of the bonding layer optionally formed is electrically insulating, in order in the end to produce an SeOI structure 20, the semiconductor layer of the SeOI structure then being the  
25 transferred relaxed layer 4.

Once the receiving substrate 5 has been bonded, part of the wafer 10 is removed in order to transfer the relaxed SiGe layer 4 on the receiving substrate 5 and thus produce the desired structure 20.

Substantially all that part of the wafer 10 on the matching layer 2 side  
30 in relation to the relaxed SiGe layer 4 is removed.

With reference to Figures 1e and 1f, this material removal is carried out in two steps:

A first step of material removal, shown in Figure 1e, consists in removing substantially the entire part of the wafer 10 on the matching layer  
35 2 side in relation to the film 3.

To do this, a first material removal operation consists in detachment the donor wafer in a region of the matching layer 2 that has been weakened beforehand in this region.

Two known non-limiting techniques may thus carry out such an

operation:

A first technique, called the Smart-Cut® technique, known to those skilled in the art (and descriptions of which may be found in a number of works dealing with wafer reduction techniques), consists in implanting atom  
5 species (such as hydrogen ions) and then in subjecting the implanted region, which then forms an embrittlement zone, to a heat treatment and/or mechanical treatment, or another supply of energy, in order to make the detachment in the embrittlement zone.

Detachment an embrittlement zone thus formed in the matching layer  
10 2 makes it possible to remove most of the wafer 10, in order to obtain a structure comprising the remainder of the matching layer 2, the strained Si film 3, the relaxed SiGe layer 4, the optional bonding layer and the receiving substrate 5.

A second technique consists in obtaining a weak interface by creating  
15 at least one porous layer, as described for example in document EP-A-0 849 788, and then in subjecting the weak layer to a mechanical treatment, or another supply of energy, in order to make the detachment in the weakened layer.

This weakened layer made of porous silicon is formed within the  
20 support substrate 1, between the support substrate 1 and the matching layer 2, in the matching layer 2 (for example between a buffer layer and a relaxed layer) or on the matching layer 2 (that is to say between the matching layer 2 and the strained Si film 3).

To form a weakened layer within the support substrate 1, the porous  
25 layer is advantageously formed on a single-crystal Si wafer and then a second growth is carried out on the porous layer, so as to grow a non-porous Si layer having substantially the same lattice parameter as the Si of the wafer; the support substrate 1 then consists of the wafer, the porous layer and the non-porous Si layer.

30 A detachment at the weakened layer makes it possible to remove at least some of the wafer 10, in order to obtain a structure comprising the optional remainder of the wafer 10, the strained Si film 3, the relaxed SiGe layer 4, optionally the inserted bonding layer and the receiving substrate 5.

A treatment of the wafer 10, in order to remove the porous silicon  
35 which remains after the detachment, is advantageously carried out, such as an etching operation or a heat treatment.

If the porous layer lies within the support substrate 1, a lapping, chemical-mechanical polishing and/or selective chemical etching operations are then advantageously carried out in order to remove the

remaining part of the support substrate 1.

These two non-limiting techniques make it possible to rapidly remove, en bloc, a substantial part of the wafer 10.

They also allow the possibility of reusing the removed part of the wafer 10 in another process, such as for example a process according to the invention.

Thus, if the part removed is the support substrate 1, an operation to reform a matching layer 2, a film 3 and a relaxed layer 4 may be carried out as described above, after the surface of the support substrate 1 has been polished.

A second material removal operation after detaching the wafer 10 according, for example, to one of the above two techniques, consists in removing, if necessary, the remaining part of the matching layer 2.

This operation may be carried out by selective chemical etching so that the strained Si film 3 undergoes little or no etching, this forming an etching stop layer.

The remaining part of the matching layer 2 is in this case etched by wet etching using etch solutions having substantial selectivities with respect to the strained Si film 3, such as a solution comprising HF/H<sub>2</sub>O<sub>2</sub>/CH<sub>3</sub>COOH (approximately 1/1000 selectivity) or HNA (hydrofluoric-nitric-acetic solution).

Dry etching operations may also be carried out in order to remove material, such as plasma etching, or by sputtering.

This chemical method has the main advantage of being quite rapid for thin layers to be removed and of avoiding the use of chemical-mechanical polishing finishing operations usually employed after detaching the wafer.

However, the chemical etching operation may advantageously be preceded, especially in the case of a thicker layer to be removed, by mechanical or chemical-mechanical abrasion by lapping and/or chemical-mechanical polishing CMP of the remaining part of the matching layer 2.

These techniques are proposed by way of an example in the present document, but they do not in any way constitute a limitation, the invention covering all types of techniques suitable for removing material from a wafer 10 in accordance with the process according to the invention.

A first application of the invention implies a preservation of the film 3, at least partially, in order to produce a strained Si/SGOI structure.

Optionally, a growth of Si is operating on the film 3 to thicken it.

The obtained strained layer after growth should stay below the critical thickness.

As the last step of etching the remaining part of the matching layer 2 may have damaged or thinned the film 3, an advantage of thickening the film 3, is to get back the initial thickness, or a more important thickness (still below the critical thickness).

5 This thick strained Si layer can then be used as an active layer (taking thus advantage of electrons high mobility that a such material exhibits).

Optionally, the strained Si of the film 3, thickened or not during the previous option, is at least oxidized.

10 A first interest of this oxidation step is to encapsulate the underlayer of SiGe, avoiding a Ge diffusion from it.

A second interest is found if an additional annealing step is implemented in order to strengthen the bond at the bonding interface.

Other advantages may be found, as for instance, an improvement of the film 3 quality.

15 Indeed the bounding annealing step is generally carried out within a range of temperature that can create some defaults in the structure, as for instance pinholes. As describe in WO99/52 145, presence of a SiO<sub>2</sub> layer on a semiconductor layer avoids most of problems during annealing.

20 Using the Si of film 3 as the material to oxidize is all the more judicious than Si is easier to oxidize than SiGe material.

A second application of the invention implies a removal of the film 3 by a chemical way, as shown in Figure 1f.

25 To do this, it is preferred to use selective etching employing an etch solution exhibiting high selectivity with respect to the relaxed SiGe layer 4, such as a solution comprising at least one of the following compounds: KOH (potassium hydroxide), NH<sub>4</sub>OH (ammonium hydroxide), TMAH (tetramethylammonium hydroxide), EDP (ethylenediamine / pyrocatechol / pyrazine) or HNO<sub>3</sub>, or solutions currently under study combining agents such as HNO<sub>3</sub>, HNO<sub>2</sub>H<sub>2</sub>O<sub>2</sub>, HF, H<sub>2</sub>SO<sub>4</sub>, H<sub>2</sub>SO<sub>2</sub>, CH<sub>3</sub>COOH, H<sub>2</sub>O<sub>2</sub> and H<sub>2</sub>O, 30 as explained in document WO 99/53539, page 9.

This second step makes it possible to retain good surface quality and good thickness homogeneity of the relaxed SiGe layer 4.

Thus, a layer quality substantially identical to that obtained during its growth (shown in Figure 1c) is retained.

35 This is because this transferred layer 4 has not necessarily been subjected to external mechanical stresses, such as those generated by a CMP finishing step, thus avoiding the appearance of defects associated with such stresses.

However, in certain particular cases, soft polishing is carried out in

order to remove any slight surface roughness.

Thus, a final relaxed SiGe-on-substrate structure is obtained, and in particular a relaxed SiGe-on-insulator structure (also called an SGOI structure) if the subjacent material of the relaxed SiGe layer 4 is an electrical insulator.

In one particular application of this structure, any epitaxy may be carried out on the relaxed SiGe layer, such as epitaxy of another SiGe layer or epitaxy of a strained Si layer.

In the latter case, an Si/SGOI final structure would be obtained, the Si layer being strained.

Having completed the final structure, a finishing step may optionally be carried out, such as finishing treatments like, for example, a heat treatment in order to further strengthen the bonding interface with the receiving substrate 5.

The present invention is not limited to an SiGe lattice parameter matching layer 2, but also extends to a constitution of the matching layer 2 from other types of type III-V materials or other materials capable of straining the material of the epitaxially overgrown film 3.

The present invention is not limited to a film 3 of strained Si, but also extends to a constitution of it from other types of III-V materials or other materials capable to be strained by the underlying matching layer 2.

Finally, the present invention does not relate only to transferring a relaxed SiGe layer 4, but in general relates to transferring a layer of any type of semiconductor able to be transferred according to a process of the invention.

In the semiconductor layers, other constituents may be added thereto, such as carbon with a carbon concentration in the layer in question substantially less than or equal to 50% or more particularly with a concentration of less than or equal to 5%.

**CLAIMS**

1. Method of producing a structure comprising a thin layer of  
5 semiconductor material obtained from a wafer (10), the wafer (10)  
comprising a lattice parameter matching layer (2) comprising an upper  
layer of a material chosen from semiconductor materials having a first  
lattice parameter, characterized in that it comprises the following steps :

(a) growth on the upper layer of the matching layer (2) of a film (3) of  
10 a material chosen from semiconductor materials, said film (3) being of  
material having a nominal lattice parameter substantially different from the  
first lattice parameter, said grown film (3) having a thickness small enough  
to keep the first lattice parameter of the upper layer of the underlyed  
matching layer (2) and thus to be strained;

15 (b) growth of a relaxed layer (4) on the film (3), said relaxed layer (4)  
being of a material chosen from semiconductor materials having a nominal  
lattice parameter substantially identical to the first lattice parameter;

(c) removal of at part of the wafer (10) , comprising the following  
operations:

20 - formation of an embrittlement zone in the matching layer (2) ;  
and

- supply of energy in order to detach, at the embrittlement zone  
level, the part of the wafer (10) comprising the relaxed layer (4), thus  
forming the structure to produce.

25 2. Method of producing a structure according to the preceding claim,  
characterized in that, after step (b), an additional step is carried out in  
which a receiving substrate (5) is bonded to the wafer (10) on the relaxed  
layer (4) side.

30 3. Method of producing a structure according to the preceding claim,  
characterized in that the receiving substrate (5) is made of silicon.

35 4. Method of producing a structure according to either of the  
preceding two claims, characterized in that, before bonding, a step of  
forming at least one bonding layer between the receiving substrate and the  
wafer (10) is furthermore carried out, the bonding layer being formed on the  
receiving substrate (5) and/or on the bonding face of the wafer (10).



5. Method of producing a structure according to the preceding claim, characterized in that the bonding layer is an electrically insulating material.

5        6. Method of producing a structure according to the preceding claim, characterized in that the bonding layer is made of silica.

7. Method of producing a structure according to the preceding claim, characterized in that the bonding layer is formed by thermal oxidation.

10

8. Method of producing a structure according to one of the preceding claims, characterized in that the embrittlement zone is formed by implantation of species into the matching layer (2) at a depth substantially equal to the implant depth.

15

9. Method of producing a structure according to one of claims 1 to 7, characterized in that, before step (b), the embrittlement zone is formed by porosification of a layer beneath the relaxed layer (4).

20

10. Method of producing a structure according to one of the preceding claims, characterized in that step (c) comprises, after the energy supply operation of step (c), at least one selective etching operation.

11. Method of producing a structure according to the preceding claim, characterized in that a selective etching operation relates to the etching of the remaining part of the matching layer (2) with respect to the film (3) (after detachment of the wafer (10) by energy supply).

12. Method of producing a structure according to the preceding claim, characterized in that it further comprises a growth of a semiconductor material on the film (3), the semiconductor film being substantially the same as the one of the film (3).

13. Method of producing a structure according to any of the two preceding claims, characterized in that it further comprises an oxidation of the film (3).

14. Method of producing a structure according to the preceding claim, characterized in that an annealing treatment is operated at the same time or following the oxidation, this annealing treatment being able to strengthen the bonding interface.

15. Method of producing a structure according to the claim 10 or 11, characterized in that a selective etching operation relates to the etching of the film (3) with respect to the relaxed layer (4).

10

16. Method of producing a structure according to one of the preceding claims, characterized in that it furthermore comprises, after step (c), a step of growing a layer on the relaxed layer (4).

17. Method of producing a structure according to the preceding claim, characterized in that the growth layer on the relaxed layer (4) is made of strained material.

18. Method of producing a structure according to one of the preceding claims, characterized in that:

- the matching layer (2) is made of silicon-germanium, the matching layer (2) comprising a buffer layer with a germanium concentration which increases through the thickness and a relaxed layer beneath the film (3);

- the film (3) of strained material is made of silicon;

- the relaxed layer (4) is made of substantially relaxed silicon-germanium, with a germanium concentration substantially equal to the germanium concentration of the relaxed layer of the matching layer (2).

19. Method of producing a structure according to the two preceding claims, characterized in that the growth layer produced on the relaxed layer (4) is made of strained silicon so as to substantially preserve the lattice parameter of the subjacent relaxed layer (4).

20. Method of producing a structure according to one of the preceding claims, characterized in that the wafer (10) comprises at least one layer furthermore containing carbon with a carbon concentration in the layer substantially less than or equal to 50%.

21. Method of producing a structure according to one of the preceding claims, characterized in that the wafer (10) comprises at least one layer furthermore containing carbon with a carbon concentration in the layer substantially less than or equal to 5%.

22. Intermediate structure obtained just after the implementation of the step (c) of the method according to one of claims 2 to 21, comprising in succession a substrate (5), a first layer having a first lattice parameter, a film (3) of strained material, and an upper layer made of substantially relaxed material having a nominal lattice parameter substantially identical to the first lattice parameter, characterized in that the free surface of the upper layer exhibits features of post-detachment embrittlement zone surface.

15

23. Application of the method according to claims 1 to 20, to the productions of one of the following "semiconductor on insulator" structures : SGOI ; strained Si / SGOI, SiGe / strained Si / SGOI ; SiO<sub>2</sub> / SGOI.

20

24 Application according to the preceding claim, characterized in that the structure "semiconductor on insulator" comprises a semiconductor layer containing carbon.

1 / 1




FIG. 1a




FIG. 1b




FIG. 1c




FIG. 1d




FIG. 1e




FIG. 1f